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Abstract 
This will be a highly interactive presentation on the future of memory 
technology and the implications on the future of memory systems provided by 
one who has been at the heart of the past 27 years of advancements in 
memory technology and memory and systems architecture. In this talk we will 
explore the future of DDR memories, 3D-stacked and 3D natural memories, 
emerging memory technologies, future memory hierarchy and the practical 
implications, practical possibilities of more than memory functions in memory 
or in memory stacks. Come armed with your questions. 
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